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Abstract. A major problem in deriving a compiler from a formal definition is the production of 
correct and efficient object code. In this context, we propose a solution to the problem of 
code-generator generation. 
Our approach is based on a target machine description where the basic concepts used (storage 
classes, access modes, access classes and instructions) are hierarchically described by tree patterns. 
These tree patterns are terms of an abstract data type. The program intermediate representation 
(input to the code generator) is a term of the same abstract data type. 
The code generation process is based on access modes and instruction template-driven rewritings. 
The result is that each program instruction is reduced to a sequence of elementary machine 
instructions, each of them representing an instance of an instruction template. 
The axioms of the abstract data type are used to prove that the rewritings preserve the semantics 
of the intermediate representation. 
Introduction 
A compiler, in order to produce code, needs full knowledge of not only the syntax 
g#td the semantics of the source language but also orF the structure of the talrget 
machine and the semantics of its instruction set. T’herc:gjfe, ach combination or’ 
SOUKX and target languages needs its own compiler. The profusion of new iangwges 
and computers leads to a constant demand. for new compilers. Considerable research 
effort has been put into making the compiler construction as modular and automatic 
as possible. At present, automatic production of parsers from a BNF-like 
specification of grammars is widely known and used. 
As the properties of the source and the target languages are quite different, it is 
necessary to i.ntroduce an intermediate representation (IR). 
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Numerous works have developed techniques and tools for the implementation 
of tetargetable code generators. Such tools should combine portability features and 
ease of writing for the compiler writer. Moreover, they must make it possible to: 
- clearly separate the description of a general technique from its application to 
a particular machine; 
- describe and achieve various code generation subtasks without imposing any 
particular ordering on them; 
- accept as input a description which is easily deduced from the handbook of 
the machine. 
The use of formal description of a target machine within a compiler writing system 
has given rise to several techniques. Some use a table-driven description of the 
instruction set, others use templates for -.. aach IR primitive for which code has to be 
produced. 
In the past few years, the code selection problem has received a lot of attention 
and has been relatively successfully dealt with by Cattell [3], Graham and Glanville 
[ 12,131, Ganapathi and Fischer [7], and Ganzinger and Giegerich [8]. 
In contrast, the storage allocation phase of code generation seems to have been 
neglected with the exception of the FQCC system [ 17, I$], which gives a partial 
solution to this problem. 
In all these works, the IR and the target machine specification are of a quite 
different nature: 
- The Graham-Glanville approach is similar to the methods used for table-driven 
syntax analysis, and a tatget machine description is used to derive a parser. 
The overall structure of the code selection algorithm is similar to the one of 
an LR( 1) parser, which works on the linearized string of an intermediate tree 
and produces a sequence of instructions. It is necessary to design an IR for 
each combination of source and target languages. 
- Cattell uses TCOL (a universal tree language) for the IR. From a complete 
specification of the instruction set processor, tree templates are built which 
depict instructions. The code is emitted during a recursive top-down traversal 
of the IR tree. 
- Giegerich [IO] describes the target machine as a signature of an algebraic 
abstract data type. The code generation is achieved by the production of a term 
of this abstract data type. 
- Aho and Ganapathi [I] propose to represent the target machine ins%etiQl;ir_;s 
as tree rewriting rules, each of them consisting in a rep4irwww node, a tree 
template, a cost and an action. The code selection is done usin,g a combination 
of efficient tree-pattern matching with dynamic programming. This can be done 
using the tree manipulation language called Twig, implemented by Tjiang [21]. 
Register allocation is done by user-specified actions. 
The main drawback of the systems above is that the input IR cannot be parameter- 
ized by the features of both the source ianguage and the target machine. The solution 
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proposed here overcomes this. It produces, as in the Perluette system [5,9], a 
compiler from a specification in three parts: a source language definition, a target 
language definition and the description of the implementation choices (see Fig. I). 
The source and target language definitions are algebraic data types (ADTs), the 
implementation choices define a mapping from the source ADT to the target ADT. 
The target machine description is hierarchically structured in three levels [6]: 
- storage description (sets of available locations, i.e. registers, memory locations, 
stacks) as storage classes; 
- addressing modes description (various ways to access locations) as access 
modes; 
- instruction set description. 
Generally speaking, the addressing mode semantics depends on the position 
(source or destination) of the corresponding operand. That is the reason why we 
have included the position in the definition of the concept of an access mode 
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template. Since an operand of an instruction may accept several access modes, the 
access modes are assembled in access classes. So the access classes are instruction 
parameters, The semantics of access modes and instructions is given as terms of the 
target data type. Once the correct IR term is produced, the code generation will 
proceed in four steps (omitting optimization tasks): 
Step 1. Access mode templates and instruction templates pattern matching. The 
bottom-up matching process of the IR is carried out until the IR is identified to 
instruction templates. In the context of an instruction template, operand subterms 
are matched with access mode templates. When it succeeds, the subberm is replaced 
by a representative tree of the access mode recognized. In the sequel, this representa- 
tive is called “canonical form”. When it fails, an inner subterm, matching an access 
mode template, is replaced by a temporary resource. This requires the insertion of 
elementary universal store trees of temporary results in temporary storages. The 
result is an IR whose leaves are instantiated access modes in “canonical form”. In 
order to recognize an instruction template instance, it is necessary to verify that the 
access modes of the IR belong to the corresponding access classes of the instruction 
tempIate. At this point of the rewriting process, the IR is in its “canonical form”. 
We use universal store more efficiently than Cattell [3], because in our approach, 
temporaries are explicitly managed and have their own operators. This allows us 
to achieve the correct assignment of storage locations and an easy choice of the 
right mnemonic (for example, the choice between MOVE.B, M0VE.W and M0VE.L 
on the MC68000 is thus possible). 
Step 2. Binding. Each temporary access mode is bound with the list of the allowed 
access modes. 
Step 3. Register assignment. According to the available storages, first we pick for 
each temporary the storage class related to the cheapest access mode of the preceding 
set. Second, we choose the name of an available location of this storage class for 
the temporary. 
Step 4. Code production. Now, the IR is a tree built up with instances of instruction 
templates rooted by the sequence operator. As each instruction template is decorated 
with the corresponding assembly instruction mnemonic, the code emission can be 
simply achieved by a top-down sequential tree traversal of these instances. 
All the above steps concern the IR tree. In particular, the allocation of storage 
locations transforms the tree leaves but has no immediate ffect on code productLs: 
unlike Cattell, the possibility of choosing the right mnemonic is. ~ZX~VY! ~ntii 
the end. Moreover, in our system, and contrary to the PQ?_X, the temporaries 
generated by the algorithm are set clearly apart and have their own operators. This 
enables them to be explicitly addressed. Optimizations pecified by tree rewritings 
can take place at any time. Code production constitutes the ultimate phase of the 
global rewriting process of the IR tree. 
This solution allows a modular multi-pass code generation process with the 
different optimization tasks inserted as rewritings according to the compiler writer’s 
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wishes. Such an approach confers modularity and independence to our system as 
in the MUG2 system [8], while conserving the descriptive features of the Cattell 
and Graham-Glanville approaches. 
Our solution to automatic production of code generators i complete in the sense 
that it tackles correctly both the code selection and the storage allocation problems. 
This paper is divided into three sections. The first one presents the two 
specifications required as input to the code-generator generator: a formal 
specification of the target machine and the IR description. Section 2 deals with the 
code-generator generator itself: first, definitions of tree templates associated with 
the target machine components are given, then the IR rewriting algorithm (which 
precedes the code emission phase) is developed. Finally, the looping and blocking 
problems are discussed. Section 3 deals with the correctness proof of the code 
generator produced. 
The basic concepts developed here are illustrated by MC68000 examples 
throughout he paper. 
1. Inputs to the code-generatur generator 
1.1. Spec@cation f the target machine 
We provide a language to specify the instruction set processor of a target machine. 
The basic concepts used are described by specific onstructs of the language: storage 
bases, storage classes, value classes, access modes, access classes and instructions. 
Each construct is defined by properties uch as the size of the associated address- 
able units or the semantics of the occurrence of the construct. This semantics is 
expressed using a term of the target abstract data type and takes into account his 
size. 
As the occurrences of a construct are related to the size of the addressable units, 
their semantic descriptions are nearly identical 163. A solution proposed to deal 
with large algebraic specifications [2] is the use of parameterization a d instantiation 
mechanisms. Such mechanisms fit very well to our machine specification language. 
The compiler writer can factor some instances of a given construct in a generic 
pattern followed by the possible values of the generic parameters of the pattern. 
The system derives from this declaration as many occurrences af the: construct as 
there are sizes of addressable units associated tn ?t. b w &: H~~~~!,nr~a~isn -mechanism is 
bound to a name generation mechanism. 
Throughout he paper the following notations will be used: 
- Let n be a name and L a variable. If L is instantiated by 0, then n!L builds 
the name n-v. 
- (S V) means that V is a constant or a variable of sort S. 
m All keywords of the language are in bold letters in the following examples. 
20 A. De~pkund et ai. 
A component t$the &t&al storage doesn’t represent he same operand depend- 
ing on the size ~s&sted to the operation applied to this operand. For instance, 
an access to a rq&tc~ nay designate a byte operand, a word operand or a long-word 
operand. So, we &?fifie two fundamental concepts: storage base and storage class. 
A storage base is dthtzd OS a set of smallest addressable units of physical storage. 
For a given st~taqe has*, the compiler writer must describe as many classes as there 
are ways to gatlrer &afg&e base elements to represent logical storage units. 
A storage &s’s &&utrerlce is characterized by the following properties: 
- its denotatisn, 
- its storage bass +wd as an attribute (in the attributed grammars meaning) 
of a storage cla$P, 
- the derefe~<bce~~~ration hat can be applied to this storage class, i.e. the access 
operation ta thb c:orrtents ~,f an element of this storage class. 
In the rnac:fiih& tk?&ptio~ language, the storage class construct is described using 
a predefined k&p+& bf each of these properties. 
The MC68080 h~$ two kinds of registers: the data registers dedicated to data 
values and ad&MS &&ters dedicated to addresses. Thus, the compiler writer must 
declare the twd fI&+i~~ stotage bases: 
Let us consider the &wage classes related to the data register storage base. Since 
Storage,bme DREG -Data registers 
Set 6s (PJU%[ k J where k in O-.31} 
End 
StorapeQbme AR ES -Address registers 
Set b (AREG[&J where k in 0..!3) 
End 
an access to a data @ster may represent an access to a byte operand, a word 
operand or a ]onevafd operand, the compiler writer must declare three storage 
classes respectioelp: I&e “d~egister_B”, the “dregister_W” and “dregister_L” storage 
classes: 
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Storage_class 
Denotation (dregister, W DA) 
Attributes 
$Base = DREG 
Dereference,operation 
cant-of-dreg- W( (dregister- W lJk)) 
Symbolic_notation 
Dk is DREG [4*k.4*& + 11 where k in 0..7 
End 
The compiler writer must declare similarly the dregister_L storage class. 
Notice that these three declarations are quite similar. In this context, the use of 
the parameterization a d instantiation mechanisms i especially useful. In order to 
avoid the repetition of similar declarations, the compiler writer can declare a generic 
pattern of a dafu register storage class using generic names. The instance part of 
the declaration includes the information eeded by the name generation mechanism 
to build the effective names. 
Storage_ciass 
Denotation (dregister!size Dk) 
Attributes 
$Base = DREG 
Dereference_operation 
cont_of_dreg!size( (dregister !size Dk)) 
Symbolic_notation 
& is DREG[4*k..4*k +length - 11 where k in 0.3 
Xnstances 
size in (B, W, L} 
case size is 
B: length Is 1 
W: length is 2 
L: length is 4 
end case 
End 
From this pattern, the system deduces the three preceding descriptions of effective 
storage classes. 
The specification of the address register Z!P -i k WC&Z- lo ;hat GP the data register 
class. The only difference is that the byte access to an addzss &z’_,:~ k not available. 
Storage_class 
Denotation (aregister !size AA) 
Attributes 
$Base = AREG 
Dereference_operation 
cont_of_areg!size((aregister?size Ak)) 
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Symbolic_notatioa 
Al, h AREG[2*k..2*k + length - 11 where k in 0..7 
lastrrbces 
size in (W, L) 
case size is 
W: length is 1 
L: length is 2 
End case 
End 
The system deduces the description of the “aregister_W” and “aregister_L” storage 
classes from this pattern. 
1. I .2. Values classes 
On any machine, there are instructions whose operands are immediate constants. 
Their value is generally stored in the address space of the instruction. We define 
value classes corresponding to allowed ranges for the operands to get homogeneous 
description. We suppose that there exists a value base named INTEGER including 
all possible value classes. In the same way, we suppose that there exists a label 
value base named LABEL. 
On the MC68000, an immediate value operand may be a signed integer represented 
by a byte, a word or a long-word value. 
VaIueAass 
Denotation (value!size val) 
Attributes 
$Base= INTEGER 
Symboknotation 
val in - 2**( length - 1)..2**( length - 1) - 1 
Instances 
size in {B, W, L} 
case size is 
B: length is 8 
W: length is 16 
L: length is 32 
Ead case 
End 
1.1.3. Access modes 
Let us consider an assignment statement of A to B, we shall state in the sequel 
that A is the source operand and B the destination of the assignment. Inan instruction 
context, an operand is designated by an addressing mode. Whereas an addressing 
mode in source position designates the contents of a storage, itdesignates the storage 
itself in destination position. 
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A particular machine has several addressing modes. For a given addressing mode 
of the machine, the compiler writer must define as many access modes as there are 
associated storage classes. 
An access mode pattern is specified by: 
- a canonical form, representative of the access mode, including its name and 
its parameters; these parameters are formal storage or value classes; 
- its related attributes: length, format and costs; 
- templates that describe the access path to the corresponding operand when it 
is respectively indestination position and in source position; they are introduced 
by the keywords dst and src and defined by a term of an abstract data type. 
As for the storage class construct, he compiler writer can define a formal access 
mode. 
Among the numerous addressing modes of the MC68000, let us consider the data 
register addressing mode. Its associated storage classes are byte data register, word 
data register, long-word data register. Thus the compiler writer define a generic 
access mode pattern “dreg-am !size” parameterized by the generic data register 
“dregister!size” defined in Section 1.1 .I. The instances define the effective data 
register access modes with their appropriate storage class: 
Access-mode 
CanonicaLform 
dreg_am!size 
((dregister!size r g)) 
Attributes 
$length = size 
$fmt = -reg- 
.*a 
Templrrtes 
dst = (dregister!size r g) 
src = cont_of_dreg!size(dst) 
Instances 
size ia {ES, W, L} 
End 
-Data register access modes 
-Length of the addressable unit 
-Assembly language format 
-Access path in destination position 
-Access path in source position 
When an access mode template in source position is defjpcd by t!:e dereference 
operation (here “cont_of_dreg !size”) app9i4 $Q &T QVIP v&S~ti &fines the access 
mode template in destination position, the compiler writer C+V. USC a%e abbreviation 
dst to denote the access mode template in destination position. For example, using 
the preceding definition, the sy,stem derives the defi;rition of the “dreg_am_B” access 
mode: 
Acem,mode 
CalrcPnissl_form 
dreg,am_B( (dregister, I3 reg)) 
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Attributes 
$iength(dreg_am_B( <dregister_B reg))) = B 
$fmt(dreg_am_B((dregistet_B reg))) = -reg- 
. . . 
Templates 
dst( dreg-am, B( (dregister- B reg) 1) 
= (dregister, B reg) 
sr~(dreg_am_B((dregister_B reg))) 
= cont_of_dreg_B((dregister_B reg)) 
End 
Ths indirect with di~phcement access mode has instances which depend on the 
size of the location indirectly accessed in source position: 
Access-mode 
CanonicaLform -Indirect with displacement 
disp_am !size( aregister, L reg) -access modes 
, (value-w val)) 
Attributes 
$length = size -Length of the addressable unit 
$fmt = -val( reg)- -Assembly language format 
. . . 
Templates 
dst = index !size -Access path in destinatition 
(cant-of-areg- L -position 
((aregister_L reg)) 
, (value-W val)) 
src = cont_of_laddress!size(dst) -Access path in source position 
Instances 
size in {B, W, L} 
End 
I. 1.4. Access classes 
The operands of an instruction are access classes which are defined as sets of 
access modes. An access class can be also specified by a generic pattern including 
the instantiation of its elements* There are as many instances of a generic access 
class as there are possible sizes of operands. 
Accescclass 
(All_access!size AM) 
= dreg_am!size((dregister!size reg)) *here size in {B, W, I-1 
= areg_am!size((aregister!size reg)) where size in (W L) 
=.r. 
End 
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I. 1.5. instructions 
An instruction may be characterized by the following properties: 
- the access classes defining the operands to which the instructions apply; 
- its related attributes: format, i.e. the syntax in the assembly language, length,. . ; 
- the template describing what is performed by the instruction (it is a term of an 
abstract data type). 
Nearly every instruction of the target machine may be applied to the different 
lengths of its operands. In order to avoid the repetition of such descriptions, the 
compiler writer specifies a pattern of an instruction and its instances. 
Let us consider the moue instruction which corresponds to an assignment 
operation. The size of the instruction may be specified to be a byte, a word or a 
long word. We get the following specification: 
Instruction 
move!size((All_access!size AM 1) 
, (Altdata_access!size AM2)) 
Attributes 
$Iength = size 
$fmt = - MOVE.$length 
$fmt((All_access!size AM 1)) 
, $fmt((Altdata_access!size AM2))- 
Template 
assign!size(src((AIl-access!size AM 1)) 
, dst( (Altdata_access!size AM2))) 
Instances 
size in (B, W, L} 
End 
The value of the attribute format ($fmt) of an access class is synthetized from the 
value of the corresponding attribute of this access mode. The add instruction 
presented below adds an operand in a data register to an operand in memory 
location and puts the result in the data register: 
Instruction 
add!size( (All,access!size AM 1) 
I (Dregister_access!size AM!)) 
Attributes 
$length = size 
$fmt = -ADD.$length 
$fmt((ALaccess!size AMl)) 
, $fmt( (Dregister,access kize AM2)) - 
Template 
assign !sine 
(add !size (src( ( Dtegister,access ! ize AM2)) 
26 A. Lkpland et al. 
, src( (All_access!size AM 1))) 
, dst(( Dregister_access?size AM2))) 
InstrIKes 
size in (B, W, L) 
End 
1.2. Intermediate r presentation 
1.2.1. Introduction 
Let us summarize the specification process of the code generator for a given target 
machine. The machine is specified 5y the description of available locations, access 
modes and instructions in the form presented above. As the locations are defined, 
names of sorts are associated to them. The access modes and instructions are specified 
by operators on locations. Thus, a set of operations with corresponding domains 
and co-domains can be defined. Therefore the specification of the code generator 
includes two parts: 
- the target machine description, 
- the target abstract data type related to the target machine. 
In the framework of a compiler writing system which works in three steps (see 
Fig. I), the intermediate form input of the code generator is a target abstract term. 
It is the representation of a source abstract term which is the semantic value 
associated to the source program. The source term corresponding to the semantic 
value of a statement is a term of type modification as defined in [9]. The representation 
of a modification of the source abstract data type is a modification of the target 
abstract data type. 
* 
The translation of the semantic value of the source program in terms of semantic 
value of the target program is specified and proved [9] to be the representation of 
one abstract data type into another. The translation of a source abstract term into 
a target abstract term is a rewriting corresponding to this representation. The basic 
IR for the code generation process is the tree corresponding to the abstract target 
term. The code generation process can be considered as a rewriting process such 
that, at the end of the rewritings, each son of the root is an instance of an instruction 
template. 
1.2.2. Abstract data type related to the target machine 
In order to emit the code related to an instruction, it is necessary to recognize 
an instance of an instruction template. As in the syntactic analysis process, an 
automaton is derived automatically. It is used by a target-machine-independent 
kernel which consists of an analyzer and modules of rewriting and tree construction. 
The target erm, input to the code generation process, belongs to the target abstract 
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data type. The specification of the target abstract data type given by the compiier 
writer includes: 
- a set of names of sorts, 
- a signature, i.e. a set of names of operations with their corresponding domains 
and co-domains, 
- a set of axioms. 
Sorts are defined from the machine description elements uch as storage classes 
value classes. 
The description of the signature of the target machine ADT is factored in the 
same way that the description of the constructs in the machine specification language, 
using the name generation mechanism: 
ADT target-machine 
sort 
laddress!size -Address 
, aregister!size if size in (W, L} -Address register 
, dregister!size -Data register 
, value!size -Immediate value operand 
, data-label !size -Data label 
, code-label !size if size in (B, W} -Code label 
. . . 
Union of sorts represent basic concepts uch as memory locations and 
operands: 
cell!size = Union(aregister!size -Memory location 
, dregister!size 
, laddress!size) 
operand_src!size = Union(value!size -Contents of memory 
, data-label !size -location or contents 
, laddress!size) -of register 
operand_dst !size = Union( data-label !size 
, laddress !size 
9 aregister !size 
, dreg&c* ‘-6~~ 
, code_label isize j 
operand,src = Uaion(operand_src_B 
, operand_src_W 
9 operand_src_L) 
operand_dst =Uaion(operand_dst-B 
, operand,dst, W 
, operand,dst,l) 
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Operations 
The operations of the target abstract ype include: 
- the usual arithmetic and logical operations: 
(value!size, value!size) + value!size : add!size 
(value!size, value!size) + value!size : sub!size 
. . . 
- the operations of sort modification that represents instructions: 
(operand_src!size, cell !size) + modification : assign!size 
(modification, modification) + modification : seq 
. . . 
- the operations describing access path to memory cells such as 
l the indexing operation which adds an offset to an address, 
l the access to the contents of an address (byte, word and long 
word), 
l the access to the contents of a data register or an address 
register: 
(laddress_L, value-W) --, laddressrsize : index !size 
(laddress!size) + operand_src?site : cont_of_laddress!size 
(aregister!size) + operand_src!size : cont_of_areg !size 
(dregister!size) + operand_src!size : cont_of_dreg!size 
Instances 
size in (B, W, L} 
End target-machine 
2. The code-generator generator 
2.1. lntrodustion 
The IR given as input to the code generation process is a sequence of modifications. 
Modifications Mi of the sequence are dealt with one after the other, trying to match 
each of them with an instruction template (because each instruction template 
corresponds exactly to one assembly instruction). Generally speaking, the 
modification Mi is not an instance of an instruction template. In that case, the code 
generation process transforms the tree Mi into a sequence of trees representing 
intermediate computations, followed by an instance of an instruction template. 
Let us consider now the pattern matching process of a modification Mi hEi X@ 
instruction template. It is necessary to recognize the sons Sii o/f M4 as P~JXW~ ~8 
an instruction template, i.e. as elements of access classes. As an atc~es5 class is a set 
of access modes, each son Si of Mi must be recognized first as an access mode. 
When a subtree Sij matches an access Imode, it is replaced in MS by a representative 
tree of the access mode which is the “*canonical form” of the access mode. When 
the match fails, the largest subtree HU of Sti, starting from the leaves, that matches 
an access mode is considered. ht computes an intermediate operand which is stored 
in a temporary resource. The subtree Hil in S!, is replaced by the reference to the 
temporary resource. 
Rewriting techniques to produce correct code generators 29 
2.2. Templates and canonical jbrms 
2.2.1. Access mode templates 
From the specification of access modes, the system deduces two families of trees: 
one for the access modes in source position, the other one for the access modes in 
destination position. In order to emit the corresponding code, it is necessary to store 
the format; thk is done by means of the attribute dk$wmat. By convention, attribute 
names are preceded by ‘W’. 
For each tree template of these families, the system builds a tree corresponding 
to the related *‘canonical form” (see Fig. 2). 
Destination 
d;fotmt = valfreig) 
indcx_L 
Cmll_Of_arc~L 
I 
arcgistcr_L rcg 
valw_W val 
source 
&jonnal = vai(reg) 
CUN_Of_-_L 
I 
indcx_L 
r--Y 
cont_of_arcgL 
I 
arcgisler_L reg 
valuc_W val 
Canonical Form 
&.fomat = val(reg) 
d.. 
I 
dM_~_L 
I 
I I 
alcgi!m_L feg value_w val 
Canonical Fwm 
&fonnat = val(reg) 
!ac 
I I 
arcgistcr_L rcg value_w val 
Fig. 2 
2.2.2. Instruction templates 
An instruction template is a tree (decorated with the code attribute), the parameters 
of which are either access modes in “canonical form” or access classes. The templates 
associated with a moue instruction and with an add instruction are given in Fig. 3. 
I 1 
All_acccss_L AM1 Ahda@_access_L AM2 l---l 
~~egistcr_&css_L AM2 
sfc grr: 
I I 
thcgistcr_acce~_L AM2 All_acccss_L AM 1 
Fig. 3 
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2.3. Specificration f r intermediate r presentation rewritings 
2.3.1. Universal operations and temporaries 
When the matching of a subtree of the IR with an access mode template fails, 
the computation of an intermediate operand must be designed. Such a computation 
is stored in a temporary location. In order to perform this, the following sort and 
associated operation are provided by the system: 
- the sort “temporary” with its related access mode: “temporary_am” and its 
dereference operation l ‘contents_of l‘,
- the universal store operation l *Univ_assign’* which allows to store a source 
operand in a temporary location. 
The store of an intermediate operand is represented by a tree that must be rooted 
in sequence with the rewritten tree A4, (see Section 2.1), in order to preserve the 
whole calculus. The “Univ_seq” operator is provided by the system for that purpose. 
In order to be able to produce code for trees involving universal operators, it is 
necessary to rewrite them into instances of instruction templates. That is the reason 
why the compiler writer must specify equivalence declarations between the machine 
operators and the universal operators. This is declared by the compiler writer in an 
interface between the machine specification and the code-generator writing system. 
During the binding step, the temporary access modes are bound to the access modes 
selected for the management of temporary locations. 
The equivalence declarations for the MC68000 are specified below: 
Univ,seq :seq 
Univ,assign : assign!size where size in {B, W, L} 
temporary_am( (temporary temp)) : 
areg_am!size( (aregister!size t mp)) where size in (W, L} 
1 dreg-am !size( (dregisterlsize t mp)) where size in (B, W, L} 
1 relative_am!size((data_label !size temp)) where size in (B, W, L} 
The universal sequence operator “Univ_seq” is bound to the sequence operator 
“seq” of the target data type. The universal store operator “Univ_assign” is bound 
to different assign operators of the target data type (assignment on byte, word and 
long-word operands). The access mode on temporaries i bound to all access modes 
allowing direct access to an address register, to a data register or relative access to 
the memory. They are given in the preference order according to their cost; the 
binding step takes this order into account. 
ADT universal use target-machine 
sort 
temporary 
opwatiom 
(temporary) + operand,src : contents-of 
(operand-w, temporary) -) modification : Univ,assign 
(modification, modification) + modification : Univ,seq 
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Axioms 
Univ_seq( UI, . . . , Wp, Univ_seq( V,, . . . , Vn)) 
= Univ_seq( U,, . . . , UP9 V,, . . . , Vn) 
where U,, . . . , Up and V,, . . . , V,, :modification 
End universal 
The universal sequence operator has the associativity property. Axioms dealing 
with the canonical form of the temporary access modes are defined in the following 
section. 
2.32. Abstract data type of the canonical term 
The axioms associated to the sort “operand” express the definition of the canonical 
form of the access modes. There is, however, a slight difficulty with the register 
access mode axioms. For such access modes, it is not possible to directly derive the 
axioms from the definition of the access paths in the two positions because the 
system would not be confluent. That is the reason why it is necessary to take into 
account he context of an instance of a register access mode. It is done using the 
context of the modification. 
ADT canonical-form use target-machine, universal 
sort 
operand!size =Union(operand_src!size, operand-dst!size) 
operand = Union(operand_B, operand-w, operand-l) 
Operations 
(operand) -P operand_src : src 
(operand) 
(aregister’!size) 
+ operand,dst : dst 
-, operand !size : areg_am !size 
(aregister!size) + operand!size : areg_ind_am!size 
(aregister_L, value-W) -, operand!size : disp_am!size 
. . . 
(temporary) + operand : temporary-am 
Axioms 
source_operand_context 
(cont_of_areg!size((aregister!size reg))) is true 
* cont_of_areg!size((aregister!size Peg)) 
= src(afeg_am!size((aregister%ize reg))) 
destination,operand_context((are@- - 1siz i &) 00 tn~ 
* (aregister !size reg) 
= dst( areg_am !size( (aregister isize reg)) 1
soarce_operand,context 
(cont_of_laddress?size 
(index!size(cont_of_areg_L((aregisrter_L ep,))
, (value_% Cal)))) 
is dfus 
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* cont_of_laddress!size 
(index!size(cont_of-areg_L((aregister_L reg)) 
, (value_W val))) 
= src (disp_am !sizc( aregister- L reg) 
, (value_ W val)) 1 
destination-operand-context 
(index !size( cont_of_areg_ L( (aregister- L reg) ), (value-W val)) 1 
is true 
a index!size( cont_of_areg_L( (aregister_L reg)) 
, (value-W val)) 
= dst(disp_am!size((aregister_L reg), (value_W val))) 
. . . 
source_operand_context(contents_of((temporary temp))) is true 
J contents_of((temporary temp)) 
= src( temporary_am( (temporary temp)) 1 
destination_operand_context((temporary temp) is true 
* (temporary temp) 
= dst( temporary_am( (temporary temp))) 
instruction_context 
(Univ,assign 
(src(can), dst(temporary_am((temporary temp))))) is true 
* contents_of((temporary temp)) = src( can) 
where 
can : operand 
Instances 
size in {B, W, L) 
End canonical_form 
The new modifications appearing in the rewritten tree deal with the universal 
. store operator and the sequence operator. As the “Univ_assign” operator applies 
on an access mode in source position which is stored in a temporary in destination 
position, the axiom describing the semantics of “Univ_assign” has a meaning only 
in that case. From now on, the target abstract data type will be the union of the 
abstract data type related to the target machine and of the universal operators and 
the abstract data type of the canonical form. 
2.4. Intermediate r presentation rewritings 
2.4. I. tntroduction 
The rewriting algorithm belongs to the target-machine-independent kernel of the 
code generator. At present this algotithm applies to an IR corresponding to a 
sequence of modifications. 
For each IR term the rewriting algorithm needs to know the boundary where the 
access mode pattern matching can stop and where the instruction pattern matching 
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can begin. For this purpose, we define a partition of instruction templates into 
instruction classes that have the same boundary. 
The leaves of instruction templates are denotation of access classes (they can be 
considered as typed variables) or access modes. Two templates of an instruction 
class can only differ on the type of the variables. We are interested in the “canonical 
representative” of such a class, i.e. a tree in which ail the sons of src and dst are 
replaced by variables where each variable has a single occurrence. If we consider 
ail the addition instruction templates, the canonical representative of the instruction 
class is: 
assign!size(add!size(src(X), src(Y)), dst(Z)) 
2.4.2. 7&e rewriting rules of a modijkation 
Each term of the IR corresponding to a modification is rewritten until the pattern 
matching with an instruction template succeeds. 
The strategy of application of the rewriting rules is strongly connected with the 
notion of canonical representative of an instruction class which defines the context 
of research of access modes. 
The algorithm of Section 2.4.3 describes the strategy of applications of the rewriting 
rules. 
2.4.2.1. Introduction The transformation rules of the IR are not rewriting rules in 
the common sense of term rewriting systems [141. 
Usually a rewriting rule is a formula of the form 
A jp. 
If t is a term filtered by A, i.e. there exists a minimal substitution u such that 
a(A) = t, then t is rewritten into t’ such that t’= a(p). 
Therm are major differences in the way our system applies rewriting rules. The 
first one is that the filtering process by a pattern is replaced by the composition of 
filtering processes with patterns belonging to different sets of patterns. The second 
one is that the variables appearing in the pattern terms have restricted efinition 
domains. In a certain extend, they are “sorted” variables. Thus when filtering, it is 
necessary to verify if a subterm related to a variable belongs to the definition domain 
of the variable. So, we get as in [ 161 a notion of positive/negative conditional 
rewritings. 
Each transformation rule consists of: 
- the description of the input pattern defined in an operational way by the 
composition of the filtering processes on the different sets of patterns; 
- the conditions that must be verified by the variabie instances during the filtering 
process; 
- the pattern of the output tree* 
The description of the first two points are interleaved. 
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2.4.2.2. DiNerent kinds of rewriting rules 
Notation. 
- Let AM,,,,,, be the ordered set of access mode patterns in source position. 
- Let AMd,,,,,,,i,” be the ordered set of access mode patterns in destination 
position. 
- Let J be the ordered set of instruction patterns. 
- Let IC be the ordered set of instruction class patterns. 
- Let can(A) denote the canonical form of the access mode whose pattern is A. 
- Let TR be the set of access mode patterns (in canonical form) that are defined 
by the compiler writer as possible rewritings of the temporary access mode. 
- Let CA be the set of access classes. Any element of CA is defined as a set of 
access modes. 
- Let INST(X) denote the set of instances of the patterns belonging to the set X. 
- Let t/[ tj = a] denote the tree 1’ obtained by replacement of the subtree ti in t 
by the tree a. 
- All the sets of patterns defined here are ordered. 
- In all the following rules, the search for a pattern of a set of patterns that 
matches a term is done by trying the patterns of the set one after the other with 
respect to the set ordering. 
Definition 
(1) A substitution pair (x, e) consisting of a variable x and of a term e is said to 
pertain to variable . . 
(2) A substitution o = ((q,, ei) 11 s i s n} is a finite set of substitution pairs pertain- 
ing to distinct variables. We ignore pairs such as (_K, x) in U. 
Rule RI. When matching a tree t with an instruction class pattern, the source and 
destination position contexts are set according to the position nodes in the instruction 
class pattern. If there is a subtree ti oft which is an instance of an access mode pattern 
in the right position, then ti is replaced in t by the instantiated canonical form of the 
access mode pattern. The instruction class and access mode patterns are matched with 
respect o the ordering of the two sets IC and AM. 
Let t be the tree to transform. Suppose there exist TE IC and a substitution Q- 
such that 
u~C = {(Ai, ti)l Ai E Var( T), 1~ is n) with a& T) = L 
Then, if there exists a subtree ti of t such that (Ai, ti)E aIc and if the context of Ai 
in T is the position 
pos E {source, destination}, 
and there exist A E AM,,, and a substitution u AM such that q&A) = ti, then we 
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define the rewriting of the tree t by: 
t-, t/p, = cdcanbW1. 
Rule R2. When matching a tree t with an instruction class pattern, if wefind a subtree 
ti oft which is not an instance c$an access mode pattern, then, starting from the leaves 
of ti, we look for the biggest subtree tti of ti which is an instance of an access mode in 
source position. A universal assignment ree is built whose source operand is the 
instantiated canonicalform of the access mode corresponding to tii and whose destination 
operand is the reference to a new temporary location. 7he subtree to is replaced in ti 
bv the temporary access mode in source position applied to this new temporary location. _ 
7he universal assignment tree and the rewritten tree are rooted by a universal sequence 
operator. 
Let t be the tree to transform. Suppose there exist 7% IC and a substitution olc 
such that 
GIG = {(Ai, ti)l Ai E Var( T), iI s i G TV} with a,& T) = t. 
Also, suppose there exists ti such that (Ai, ti) E cIC and, if the context 
the position pos, and for all A E AM,,, there exists no substitution 
p(A) = ti, then, if there exist: 
- a largest subtree tu starting from the leaves of ti, 
- B E AMsca”rce 9 
- a substitution y such that y(B) = tii, 
we define the rewriting of the tree t by: 
t + Univ_seq( Univ_assign( y(can( B)) 
9 S( dst( temporary_am( (temporary 
of A, in T is 
EL such that 
fw)) 
, t/[ tii = S(src(tempora~_am((temporary @)))I j 
where 6 is the substitution 
6 = 10% tmpa)) 
where tmpa is a new temporary location. 
Rule R3. U/hen matching a tree t with an instruction class puttem< flthez is a subtree 
ti oft which is not an instance of any access modp pat,, -a-, then ~pwa’in~ j&m the leaves 
of ti we look for a subtree tij of ti which is an instance qf an access mode &kr replacement 
of a temporary access mode by one of the access modes de$ned in the rewriting rules 
declared in the interface and the replacement is done. 
Let t be the tree transform. Suppose there exist T E I% and a substitution ctlc 
such that 
ale = {(Ad, ti)l Ai E Var( T), 1 s i 6 n) with O&T) = t. 
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Also, suppose there exists I, a subtree of t such that (b,, 1,)~ vlC., and, if the context 
of Ai in T is the position pas, and for each A E AM,, there exists no substitution 
~1 such that &A) = I,, then, when the following conditions hold: 
- there exists a subtree I,& of f, and a substitution r, such that 
7( src( temporary_am((temporary 8)))) = I,&, 
- there exists R E TR and Mw E AMWUITC such that src( R) = can( MH ), 
- there exists a biggest subtree I,,, starting from the leaves of t,, strictly larger 
than fik such that: 
l there exists M E AM (AM = AM,, when f,, = f, or AM = AM.,,,, when 
fi, < fi19 
l a substitution S such that 6(M) = f,J[f,& = I( M&l, 
we define the rewriting of the tree t by: 
Rule R4. 7he universal sequence operator has fhe associafivifv properfy: _ 
Univ-seq( U,, . . . , Up, Univ_seq( V,, . . . , V,)) 
-, Univ_seq( U,, . . . , UP, V,, . . . , V,). 
Rule RS. tf neither Rule RI, nor Rule R2, nor Rule R3 can be applied and a subfree 
oft on fhe desfinafion position confexf is not reduced fo fhe canonical form of an access 
mode in fhe desfinafion posifion, then fhe subfree is marched with access mode patterns 
in source posifion. If if succeeds, a universal assignment free is built whose source 
operand is fhe selected access mode in ifs canonical form. The subfree is replaced in t 
by the femporary access .mode in source position applied to a new temporam location. I 
7he universal assignment free and fhe rewriffen free are roofed by a universal sequence 
operator. 
Let t be the tree to transform. Suppose there exist TE IC and a substitution uIc- 
such that 
clc = {(Ai, fi)l Ai E Var( T), 1 s i G n} with a,,-( T) = t 
and neither Rules RI, R2, R3 can be applied. Then, there exists a ~*;h~- 1. nT t 
such that (Ai, fi)E crIc and, if the context of Ai in T is destikjation atld there exist 
A E AM,,“,,, and a substitution IT AM such that a,,(A)= fi, then we define the 
rewriting of the tree t by: 
t + Univ_seq( Univ_assign( oAhl(can( A)) 
, S(dst(temporary_am((temporary 0))))) 
, t/[ fi = S(src(temporary_am((temporary @))))I). 
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Rule R6. If neither Rule RI, nor Rule R2, nor Rule R3 can be applied and a subtree 
of ti oft on the destination position context is not reduced to the canonical form of an 
access mode in the destination position, then the subtree tiis matched with access mode 
patterns in source position. [f it fails and if there exists an inner subtree which is a 
temporary access mode, such a tree is rewritten according to the rewriting rules of the 
interface in the source position context for the subtree ti. 
Let t be the tree to transform. Suppose there exist TE IC and a substitution qc 
such that 
aI<- = {(A,, t,) f A, E Var( T), 1 s i s n) with a,,( T) = t 
and neither Rules RI, R2, R3 can be applied. Then, there exists a subtree 1, of t 
such that (A,, t;)f cfIcq and, if the context of Ai in T is destination, and there exist 
a subtree trk of t, and a substitution 7 such that 
7( src( temporary_am( (temporary 0)))) = tik 
and there exists R E TR and lWR E AM,,,, such that 
src( R) = can( MR), 
and there exists M E AM,,,, and a substitution 6 such that 
then we define the rewriting of the tree t by: 
t + t/[ tik = r( fMR)]. 
Rule R7. If a subtree ti oft in the destination position is an instance of a temporary 
access mode in source position, and there exists an access mode A of the interface 
whose source template isthe destination template ofan access mode B, then ti is replaced 
by the instantiated access mode B in destination position. 
Let t be the tree to transform. Suppose there exist TE IC and a substitution nIc 
such that 
uIC = {(Ai, ti)l Ai E Var( T), 1 s i s n} with U& T) = t. 
Then, there exists a subtree ti of t such that (0: I#) 5(ii, 3~~4 it t,he <,nnteyt of Ai in 
T is destination and there exists a substitution 7 such-that 
T( src( temporary_am( (temporary e)))) = 1, 
and there exists R E TR and MR E AM,,, such that R = carr( MR), and there exist 
BEAM destination and a substitution S such that 6(B) = T( F&), then we define the 
rewriting of the tree t by: 
t-, t/‘[ti =8(B)]. 
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Rule R8. lf the matching of a tree t with an instruction pattern I fails because a subtree 
oft which corresponds to a source operand of I does not belong to the right access class 
and if there exists a rewriting of a temporary access mode which belongs to the right 
class, then a universal assignment tree is built and, in the tree t, the subtree corresponding 
to the source operand is replaced by the selected rewriting of the temporary access mode. 
Let t be the tree to transform. Suppose there exist 7% IC and a substitution mlc 
such that 
cIc’ = {(& t,)l A, E Var( T), t, E ENST(AM), 1 s i G n} 
Let 1 be the instruction pattern of the instruction class T which is the closest to t, 
and let y be the substitution such that y( T) = 1: 
y = ((A,, u,)lAi E Var( T), a, E CAu INST(AM)}. 
Then, there exists ti in source position in T such that for all A E Qi, ((Ai, ai)) and 
Ui E CA, ti has the following property: t, II! INST(A) and, if there exist R E TR and 
R E q, then we define the rewriting of the tree t by: 
tjUniv_seq(Univ_assign(ti,dst(g(R))),t/[ti=src(S(R))]), 
where S is the substitution 
6 = W, tmpa)L 
where tmpa is a new temporary location. 
Rule R9. The goal is to match the tree t by an instruction pattern where Q variable A 
occurs twice (once in source position, once in destination position). T&e matching oft 
fails because the subtrees oft co.rresponding tothe two occurrences of A are not identical 
or they are identical but they do not belong to the right access class, a rewriting must 
be done. First, the subtree of t corresponding to the source operand is saved in a 
temporary; second, an instance of the instruction pattern is generated using this 
temporary to instantiate the variable A; and third, a universal assignment tree is created 
whose destination is the subtree oft corresponding to the destination operand. 
Let t be the tree to transform. Suppose there exist T E IC and a substitution ti Ic 
such that 
01c = {(Ai, ti)l Ai E Var( T), ti E INST(AM), 1 s is n) 
with a*,( T) = t. 
Let I be the instruction pattern of the instruction class ‘4” which is the closest o t, 
and let y be the substitution such that y( T) = I: 
y = {(Ai, ai)l Ai E Var( T), Oi E CAU INST(AM)}. 
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Then, there exist a,,aj E CA, (Ai, ai) E Y and (Aj, +)E y, i #j, such that Var(ai) = 
Var( aj). (By definition of an access class, Var( ai) is reduced to a single variable.) 
Let a, and (Y? be the substitutions such that 
t, = a,(sWW, tj = a*( dst( A)), a1 = {(A, MN 
If q #q or if aI = LT~ and for all P E ai, M e INST( P), and ai is a source operand 
and aj is a destination operand in I, then we define the rewriting of the tree t by: 
t + Univ_seq( Univ_assign( ti, 6( dst( temporary_am( (temporary 8)))) 
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, Univ_assign( 6( src(temporary_am( (temporary 6)))), tj)), 
where 6 is the substitution 
6 = W, tmpd 
where tmpcr is a new temporary location, 6, is the substitution 
6, = {(Var( ai), G(src(temporary_am((temporary 0))))) 
, (Var( aj ), 6 (dst( temporary_am( (temporary 0)) ) ))}, 
and S2 is the substitution 
and ak E CA}. 
Rule RlO. If the matching of a tree t with an instruction pattern I fails, because a 
subtree of t which corresponds to a destination operand qf I does not belong to the 
right access class. If there exists a rewriting of a temporary access mode which belongs 
to the right class, the subtree oft corresponding to the destination operand is replaced 
by the selected rewriting of the temporary access mode, and a universal assignment 
tree is built whose destination operand is the previous destination operand oft. 
Let t be the tree to transform. Suppose there exist T E IC and a substitution Ic 
such that 
nit ={(Ai, ti)i Ai E Var( T), ti E INST(AM), 1 t=, is n} 
~6th OK( T) = t, AM = AMsource u AMdestination l 
Let I be the instruction pattern of the instruction &W T Wt3& is 9ne closest o t, 
and let y be the substitution such that y( T) = I: 
y f {(Ai, ai)l Ai E Var( T), ai E CAV INST(AM)}. 
Then, there exists ti in destination position in T such that for all A E ai, ((Ai, a,)) 
and ai E CA, ti has the property: ti ai iNST(ri j and if there, exist R E TR ad .R E Qi, 
then we define the rewriting of the tree t by: 
t + Univ,seq( t/[ ti = dst(S( R))], Univ_assign(src(S( R)), ti)), 
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where S is the substitution 
6 = W, tmpa)), 
where tmpa is a new temporary location. 
24.3. The code generation algorithm 
2.4.3.1. Ihe instruction selection algorithm Let t be the IR tree of a modification: 
Step I. Apply either Rule RI or Rule R2 or Rule R3 whenever possible. 
Step 2. Apply either Rule RS or Rule R6 or Rule R7 whenever possible. 
Step 3. Apply Rule R9. 
Step 4. Apply Rule R8. 
Step 5. Apply Rule Rl 0. 
Step 6. Apply Rule R4. 
Every application of a rewriting rule that searches for an access mode must have 
as result the access mode corresponding to the largest subtree starting from the 
leaves (it leads to locally optimal code). 
In practice, when a rewriting rule uses the rewriting rules of the interface, it is 
necessary to keep the result of all successful applications of these rules. 
2.4.3.2. Binding and register assignment Locally, for each tree of this sequence 
using a temporary, the selection instruction process builds a list of allowed access 
modes for this temporary access mode. For each temporary, such information is 
processed over the whole tree in order to get the list of the access modes available 
all over the sequence. 
Then, according to the available storages, the system first picks for each temporary 
the storage class related to the cheapest access mode of the preceding set and then, 
it chooses the name of an available location of this storage class for the temporary. 
2.4.4. Example 
Let us consider in the C language, the IR subtree t corresponding to the assignment 
statement: 
V=cptPI 
where I and J are formal parameters of a procedure, declared as pointers on integer; 
cpt is a local variable of type integer. 
A tree which designates a variable in a call can be written by indexing the o&et 
of the variable to the base content of the procedure to whi& +;!~is. ~&able 1s local; 
We assume that (see Fig. 4): 
the address register a, points to the beginning of the activation record of the 
current call, 
the offset of I from the base of the procedure is 8, 
the offset of J from the base of the procedure is 12, 
the offset of cpt from the base of the procedure is -4, 
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Figures 5-I 5 show successive rewritings. The access modes are designated by 
dotted squares. The instruction pattern candidate to a matching of the modification 
of root assign-l may be as in Fig. 5. 
Step u. The disp_am access mode in source position is recognized. As its father 
is not a node of an instruction template, we apply Rule RI2 using the temporary 
tmpl as temporary location. We generate a universal store tree such that (Fig. 6): 
- its right child is an access mode temporary-am in destination position, 
- its left child is the instantiated access mode disp,am. 
Step b. Using the equivalence declaration of the intefface, Rule R3 can be applied. 
Since 
areg_am_L((aregister-L tmpl)) 
is a rewriting of the temporary access mode and since 
src(areg_am_L((aregister_L tmpl))) 
is the canonical form of cont_of_areg_L((aregister_L tmpl)), 
src( temporary_am( (temporarary tmpl))) 
Addition Temptate 
“‘p’ 
d_L 4s 
I I 
I Lmgism_access_L AM2 
9z: !ac 
I 
ih&%i?t~aCC=s_L AM2 
I 
All_~cs_L AM 1 
Fig. 5 
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Univ_scq 
Fig. 6 
is rewritten in cont_of_areg_L((aregister_L tmpl)) in order to get an instance of the 
areg_ind_am_L access mode (Fig. 7). 
Step c, Rule R1 may be applied because an instance of the address register 
indirect access mode is recognized in source position. It is replaced by the instantiated 
canonical form of the access mode in the tree (Fig. 8). 
Step d. In the same way, Rule RI may be applied because the tree /3 is recognized 
as an instance of the disp,am access mode in source position. #3 is replaced by the 
instantiated canonical form of the disp,am access mode (Fig. 9). 
Step e. Now let us consider the y tree; it is the destination position. But y is not 
an instance of an access mode in destination position. Below the root of y, there is 
no instance of access mode in source position. It is necessary to use a new strategy 
since y is an instance of the disp,am access mode in source position, we apply 
Rule R5 (see Fig. 10). 
Step J The tree y has a root Dabelled by src in a destination position. It is an 
inconsistency that we need to delete. This is the purpose of Rule R7. Since the 
temporary access mode is equivalent to the aregister access mode via the interface, 
c 
areg_ind_am_L 
\ 
Fig. 7 
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let us replace the temporary access mode by the full template definition of the 
aregister access mode because it corresponds to the template of the areg_ind_am 
access mode in destination position. See Fig. 11. 
Step g. As Rules Rl, R2, R3, RS, R6, R7 are no more applicable, we compare t 
with the instruction template where a variable occurs twice (once in source position, 
once in destination position). The matching of f fails because the subtrees SI and 
SJ are not identical. That is an application of Rule R9 (see Fig. 12). 
The Rule R4 describing the associativity of the Univ,seq operator can be applied 
twice. The sequence is shown in Fig. 13. 
Now, each subtree of the sequence is an instance of instructions templates. 
It is now necessary to bind each temporary with an actual resource. In the sequence 
obtained from the instruction selection step, all temporaries have already been 
bound to storage classes. That is the case of tmpl bound to an address register 
because Step b used the equivalence rule between the temporary access mode and 
the address access mode. In the same way tmp2 is bound to an address register (by 
Step f). The data register access mode is the only allowed rewriting of the temporary 
access mode on tmp3 according to the addition template. Thus tmp3 is bound to a 
data register. 
a2 
6 
g =WP-L 
Fig. It 
Fig. 12 
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Fig. 13 
Finally, the universal operators are rewritten in order to get instances of instruc- 
tions templates. The result of the binding step is the sequence in Fig. 14. 
The register assignment step can now take place. Each temporary name tmpi is 
replaced by a name of an actual resource (%, is assigned to tmpl, al to tmp2, d, 
to tmp3). The final sequence is shown in Fig. 15. 
As each instruction template corresponds exactly to an assembly instruction, the 
code emission can be performed by a simple left-to-right ree traversal producing 
the following sequence of assembly code: 
M0VE.L 8(q), a, 
?GOVE.L B 2( a,), a, 
M0VE.L (a~), do 
ADD.L -4!a,), d* 
MOVE-L do, (a,) 
Fig. 14 
Fig. 15 
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3. Correctness of the code generator produced 
3. I. Introduction 
We intend to prove that the rewriting of a term A into a term B preserves the 
semantics of the term A. 
A term of the IR is a modification corresponding to an instruction of the source 
program. Let us recall briefly from the theory developed by Gaudel in her thesis 
that the semantics of a modification can be written by means of a primitive 
modification (substitution) applied to a state S. A state is set of formulas t = t’ 
(where t and t’ are ground terms of the abstract data type). 
Let m be a term. We note 
S’ = appl( m, S), 
with S’ the resulting state when applying the modification denoted by m to the 
state S. 
The action of a primitive modification suht(f(A ), CL) on a state S is a new state 
S’ where the formulas of S corresponding to the old value off at the point A will 
be replaced by formulas taking into account the new value ~1. The new state S’ is 
the smallest consistent state built from the formulas of S and the substitution. 
Thus the definition of the assign operation is: 
assign( u, i) = subst(value_of( t7), i). 
As the assignment instruction template which is dealt with by the generator process 
is of the form: 
assign(scr( can,), dst( cant)), 
the assign modification has the following definition: 
uppl(assign(scr(can, ), dst(can,)), S) 
= appl( su6st(contents(dst(an2), @can,)), S) 
or 
assign(scr(can,), dst(can,)) 
= sub (contents( dst( can2)), src( can, )) 
A convenient abbreviation used in the sequel will be: 
Sem[assign(scr(can,), dst(can,)) 
= {contents(dst(can2) = src(can,)}. 
The compiler writer has to specify this semantic function in the axioms in a way 
like: 
instruction_context(assign(src(can,), dst(can,))) is true 
* CONTENTS[dst(can2)] = src(can,). 
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The compiler writer must define the axioms describing the semantics of the 
modification “modif-name” appearing in the instruction. For that purpose, he uses 
a built-in function, CONTENTS. When applied to a storage designated by dst(X), 
this function returns the term denoting the dereference operation applied to this 
storage. 
For instance, for the temporary-am access mode, we define: 
CONTENTS[dst(temporary_am((temporary temp)))] 
= contents_of( (temporary temp)). 
The axiomatic definition of the modification modif,name must be written as 
follows: 
instruction_context(modif_name(op(src(can,) 
, src(canz), dst(can,)))) is true 
* CONTENTS[dst(can,)] 
= SEMVALU E[ modif,name, op( src( can, ), src( can,))] 
where SEM,VALUE is a user-defined semantic function. 
It is now necessary to enrich our definition for a sequence of modifications. The 
semantics of a sequence is defined as a composition of applications crppl: 
appl(seq( 4, md, S) = = app4m2, appl(m, S)). 
We shall apply such a composition under a simplification hypothesis. As each 
rewriting generates aliways ;a new name for a temporary, the temporaries generated 
have a local scope. As a consequence, the states we are interested in are the initial 
and the final states. The intermediate states generated by the composition of appl 
inside a sequence cannot generate inconsistency with the initial state. We shall use 
the notation: 
Sem[seq(m,, m,)] = Sem[m,]OSem[mJ 
where 0 is the adjunction of formulas; i.e. the smallest consistent state built from 
the composition of the formulas of S, Sem(m,) and Sem(m*). 
Since the code generator works by successive rewritings of a term into another 
term, the correctness of the code-generator p ocess can be achieved by proving each 
elementary rewriting. 
3.2. Correctness proof of the rewriting steps 
In order to prove the correctness of the rewriting step, it would be necessary to 
prove that each rewriting rule preserves the semantics. The full proof of all rewriting 
rules is not given here. Most of them are alike: 
- Rule Rl replaces an instance of an access mode template by its instantiated 
canonical form. Such a transformation is the straightforward application of the 
axiomatic definition of the canonical form of the access mode. 
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Rules R3, R6, R7 are compositions of the axiomatic definitions of the access 
modes and of the equivalence rules of the interface. Their correctness proof is 
also straightforward. 
Rule R2 consists in the store of an instance of an access mode in a temporary 
followed by the replacement of this instance in the input term by the access to 
a temporary. The correctness proofs of Rules R5 and R8 are analogous. 
Rule R9 deals with terms whose leaves are in the canonical form but do not 
satisfy the binding of the variables according to the instruction template. 
We choose to present the scheme of the correctness proof for Rules R2 and R9. 
3.21. Correctness proof of Rule R2 
The IR term I to which Rule R2 is applied is of the form shown in Fig. 16, which 
is matched by the instruction class: 
modif_name( src( X ), dst( Y )). 
In the term 1, let us consider an inner subterm of root h which is an instance of 
an access mode cant. It is convenient to denote it by src(can,) without loss of 
generality. In the same way, the subtree of root d will be denoted by dst(can2) in 
the sequel. Thus a convenient abbreviation of the term I could be: 
modif_name(J(g(src(can,))), dst(can,)). 
The semantics related to I is described by the state: 
S, = {Sem[modif_name(f(g(src(can,))), dst(can&]}. 
The initial term I is rewritten into the term F: 
Univ-seq( Univ-assign( src( can,), dst( temporary_am( (temporary temp,) j j j 
, modif-name(f(g(src(temporary-am((temporary temp,))))) 
, dst@m) 1) 
modilname 
Fig. 16 
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which will be abbreviated into Univ_seq(A,, A,). The semantics related to F is: 
SF = (Sem[Univ-seq(A,, A?)]} = {Sem[A,]@Sem[AJ}, 
Sem[ A,] = Sem[ Univ-assign(src(can,) 
, dst( temporary_am(@emporary temp,))))], 
Sem[ A,] 
= Sem[ modif_name( f( g( src( temporary_am(<temporary tempt))))) 
9 Wcand )I 
According to the value of the predicate “instruction_context”, the condition of the 
last axiom in Section 2.3.2 is true. Thus, we get the following formula: 
contents_of((temporary temp,)) = src(can,) 
and the state: 
SF = (contents_of( temporary temp,)) = src( can, ) @ Sem[ AJ}, 
Sem[ AJ 
= Sem[ modif_name( j’(g(src( temporary_am( (temporary temp,))))) 
9 dst(caw))l. 
As 
true, 
the predicate “source_operand_context” of the access 
we get: 
src(temporary_am((temporary temp, 1))) 
temporary-am is 
= contents_of((temporary temp,)) 
and Sem[ A,] becomes: 
Sem[AJ = Sem[modif_name(f(g(contents_of((temporary temp,)))) 
, dstkandl 
and the state: 
SF = {contents_of((temporary temp,)) = src( can,) 
0 Sem [modif_name( j’( g (contents_of( (temporary temp,)))) 
9 dstbw))lI- 
Taking into account the first formula of the state SF, the second formula becomes: 
Sem[modif_name( f g(src(can, 1)) dst(:?n,))] 
and the state 
SF = (contents_of((temporary temp,)) = src(can,) - 
CD Sem [modif_name( f (g (src( can, ))), dst(can,))]}. 
Let us compare the states S, and SF, we can notice that SF is an enrichment of the 
state S, by the formula: 
contents-of((temporary temp,)) = src(can,). 
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The adjunction of this formula cannot lead to removal of an inconsistent formula 
from the state S, because we are sure that there is no formula containing temp, in 
S,. The reason is that we use a new name each time we need to store an intermediate 
result in a temporary location. 
3.2.2. Cortecfness proof of Rule R9 
Rule R9 is often applied on terms denoting arithmetic or logical operations. The 
instruction template to be matched is of the following form: 
modif_name(op(src( X), src( Y)), dst( X)) 
and the IR term is of the form: 
modif_name(op( src( can,), src( can?)), dst(can&. 
The semantics related to the IR term is the following state: 
S, = { Sem[modif_name(op(src(can,), srcbn&, dst(cand)]). 
Since the conditional part of the axiom above is true, 
S, = {CONTENTS[dst(canJ 
= SEM_VALUE[modif_name, op(m(cm,), srckan2))]). 
The term I is rewritten into the term F: 
Univ_seq( Univ_assign( src( can, ) 
, dst(temporary_am((temporary te npl)))) 
, modif_name(op(src(tempora%am((temporary temp,))) 
9 s=bb) 1 
, dst(temporary,am((tenporary temp,)))) 
, Univ_assign(src(temporary_am((temporary temp,))) 
9 dsWm)H 
which will be abbreviated into Univ_seq(A:, AZ, AJ). The semantics related to F is 
described by the state: 
SF = {Sem[Univ_seq(A,, A*, A,)]} = {Sern[A,]@Sern[A2]@3Sem[A,]} 
Sem[A,] = Sem[ Univ_assign(src(can,) 
, dst( temporary-am 
(MWorary teqhN)l. 
Let us apply the axiomatic definition of the universal ioperatae Wtikassign” to 
Sem[A,], we get the following formula: 
contents-of( (temporary temp,)) = src( can 1). 
SF = {contents-of( (temporary temp,)) = Sfc(cldn 1) 
@Sem[AJ@Sem[AJ}, 
Rewriting techniques to produce correct code generators 51 
Sem[AJ = Sem[modif_name 
(op(src( temporary_am( (temporary temp,))) 
9 =(cand) 
, dst(temporary_am((temporary temp,))))]. 
According to the canonical definition of temporary-am in source position, we get: 
src( temporary_am( (temporary temp,))) 
= contents_of((temp0rat-y temp,)). 
Thus, 
Sem[ A,1 = Sem[modif_name 
(op( contents_of( (temporary tern pl)) 
9 srd=nd) 
, dst( temporary_am( (temporary temp,))))]. 
Let us sum up: 
SF = (contents_of((temporary temp,)) = src(can,) 
0 Sem[ modif-name( op( contents_of( (temporary temp,)) 
9 srd-d) 
0 Sem[ A,]}. 
, dst(temporary_am((temporary temp,))))] 
Taking into account he first formula of SF for the second formula, we get: 
SF = {contents_of((temporary temp,)) = src(can,) 
OSem[modif_name(op(src(can,), src(can*)) 
, dst(temporary_am((temporary temp,))))] 
0 Sem[ A,]}. 
The second formula of the state SF computes the semantics of the modification 
modif,name. According to its related axiom SF becomes: 
SF = {contents_of((temporary temp,)) = src(can,) 
0 CONTENTS[ dst( temporary_am( (temporary temp,)))] 
= SEM_VALUE[modif_name, op(src(can,), src(can,))] 
0 Sem[ A,]}. 
Using the definition of the function CONTENTS applied to 
dst( temporafy_am( (temporary ternpI))), 
we get: 
& = {contents_of((temporary temp,)) = src(ci;ml) 
0 contents_of( (temporary temp,)) 
= SEM_VALUE[modif_name, op[src(can,), src(can*))] 
0 Sem[ AJ}. 
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The first formula becomes inconsistent since contents_of( teniporary temp, j j IS 
redefined. So the state SF becomes: 
SF = (contents_of((temporary temp,)) 
= SEM_VALUE[ modif_name, op( src( can, ), src( can,))] 
0 SeN41L 
Sem[A,] = Sem[Univ_assign(src(temporary_am((temporary temp,))) 
t WcanM. 
As the following axiom for Univ,assign exists: 
instruction_context( Univ,assign 
(src(temporary_am((temporary temp))) 
, dst(can))) is true 
3 CONTENTS[ dst( can)] 
= src( temporary_am( (temporary temp))). 
Thus, 
Sem[AJ = {CONTENTS[dst(can,)] 
= src( temporary_am( (temporary temp)))}. 
Let us apply the canonical definition of src(temporary_am . . .) 
Sem[A,] = {CONTENTS[dst(can,)] 
= contents_of( temporary temp))). 
Taking into account the first formula of SF for the second formula, we get: 
SF = { contents_of( temporary temp,)) 
= SEM_VALUE[ modif,name, op(src( can,), src( can2))] 
@CONTENTS[dst(can3)] 
= SEM_VALUE[ modif,name, op( src( can,), src( carQ)]}- 
We can notice that the state S, is an enrichment of the state SF by the formula: 
contents_of( temporary temp,)) 
= SEM_VALUE[ modif,name, op(src( can,), src( can,))]. 
3.2.3. Comments 
Such correctness proof frameworks can be developed for each rewriting rule. 
They can be developed once and for all because they are independent of the target 
machine. 
As the two first steps of the compiling process can be proved by techniques like 
[W], the correctness proof of the whole compiling process until the code selection 
process may be achieved, 
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4. Conclusion 
We have provided ways to specify target machines in the framework of a compiler 
rewriting system using abstract data type specifications. The kernel of the code 
generator is a set of rewriting rules that preserve the semantics of the IR. Such a 
proof can be done by means of axioms on universal operators of the target abstract 
data type and, thus, it is machine-independent. The termination of the code selection 
algorithm is straightforward because the replacement of a temporary access mode 
is only done when it allows to match an access mode that strictly contains the 
rewriting of the temporary access mode. Thus, the depth of the IR term decreases 
until there is a blocking situation or until the level of the operand of the instruction 
is reached. 
Generally speaking, the code selection algorithm is not confluent. The more global 
optimal code may be obtained by computing the cumulated costs for each solution. 
Prolog has allowed us to develop quickly the experimental system PAGODE in 
order to achieve the production of code generators from a target machine 
specification based on term templates. The code produced is locally optimal. 
A work currently in progress aims at restricting the large number of temporaries 
before the binding step takes place. For that purpose, we use a concept of alive 
temporaries in the sequence. More generally, it is necessary now to integrate 
optimizing tasks in this framework. 
References 
[I] A.V. Aho and M. Ganapathi, Efficient tree pattern matching: An aid to code generation, in: 
Cbn/erence Record Twelfih Annual ACM Symposium on Principles of fiogramming Languages ( 1985) 
334-340. 
[2] M. Bidoit, M.C. Gaudel and A. Mauboussin, How to make algebraic specifications more understand- 
able: An experiment with the PLUSS specification language, Sci. Comput. Programming 12 (1989) 
f-38. 
[3] R.G.G. Cattell, A survey and critique of some models of code generation, Tech. Rept. 78-115, 
Carnegie-Mellon University, Computer Sciences Department, Pittsburgh, PA (1977). 
[4] R.G.G. Cattell, Automatic derivation of code generators from machine description, ACM Trans. 
Programming Lareguages Syst. 2 ( 1980) 173-199. 
[ 51 P. Deschamp, PERLUETIE: A compiler producing system using absrract datz types, in: Proceedings 
International Symposium on Programming, Twit; ’ l 9!2 1. 
[6] A. Dsspland, M. Mazaud and R. Rakotozafy, Code generator generation bas& on template-driven 
target term rewriting, in: Proceedings cf Rewriting Techniques and Applicaticns, Bordeaux, France, 
hcture Notes in Computer Science 256 (Springer, Berlin, 1987 j 105-1X 
[f] M. Ganapathi and CJU. Fischer, Description-driven crude generatio!: using attributed grammars, 
in: Proceedings Ninth Annual ACM Symposium on Principles of Programming Languages ( 1982). 
[S] H. Ganzinger and R. Giegerich, A truly generative semantics-directed compiler generator, in: 
fioceedings SIGPLAN 82 S’mposium on Compiler Construc!ron, ACM SIGPLAN Notices 17 (6) 
(1982). 
54 A. Despland et al. 
[9] M.-C. Gaudel, P. Deschamp and M. Mazaud, Compiler construction from high level specification, 
in: Automatic Program Cunsrtwcrion Techniques (Macmillan, New York, 1984). 
[IO] R. Giegerich, Logic specification of code generation techniques, in: Programs as Data Objects, 
Lecture Notes in Computer Science 217 (Springer, Berlin, 1985) 96-l 11. 
[ I I ] R. Giegerich and K. Schmal, Code selection techniques: Pattern matching, tree parsing, and inversion 
of derivors, in: ESOP’ 88, Lecture Notes in Computer Science 300 (Springer, Berlin 1988) 247-268. 
[ 121 S.L. Graham and R.S. Glanville, A new method for compiler code generation, in: Confirenre Record 
Fi/rh Annual ACM Symposium on pninsiples of Programming Languages, Albuquerque, WM ( 1978) 
108-l 19. 
[ 131 S.L. Graham, R.R. Henry et al., Experiment with a Graham-Glanville style code generator, in: 
Proceedings SIGPLAN 84 Symptwium on Compiler Construction, ACM SJGPLA f+ Notices 19 (6) 
( !9?!!4). 
[l4] G. Huet and D.C. Oppen, Equations and rewriting rules: A survey. in: R. Book, ed.. Formal 
Languages: Perspecriue and Open Roblems (Academic Press, New York, 1980). 
[IS] M. Jourdan and 0. Parigot, The FNC-2 system user’s guide and reference mannual, INRIA, Le 
Chesnay, France ( 198%). 
[ 161 S. Kaplan. Positive/negative conditional rewriting. in: fioceedings First lnrernarional Workshop on 
Conditional Term Rewiring Systemi, Lecture Notes in Computer Science 308 (Springer, Berlin, 1987). 
[ 171 B.W. Leverett, Register allocation in optimizing compilers, CMU-CS-81-103, Carnegie-Mellon 
University, Pittsburgh, PA (1981). 
[ 181 B.W. Leventt. R.G.G. Cattell. S.O. Hobbs. J.M. Newcomer, A.H. Reiner, B.R. Schatx and W.A. 
Wulf, An overview of trre production quality compiler-compiler project. CMU-CS-79-105, Camegie- 
Mellon University, Pittsburgh, PA ( 1979). 
[ 191 E. Madelaine, Systeme d’aide 1 la preuve de compilateurs, These de 3ime cycle. Universitg de 
Paris VII (1983). 
[20] M. Mazaud, R. Rakotozafy and A. Szumachowski-Despland. Code generator generation based on 
template-driven target term rewriting, Rapport de recherche INRIA RR-582, Le Chesnay, France 
(1986). 
[21] S.W.K. Tjiang, Twig language manual. Computing Science Tech. Rept. 120, AT&T Bell Laboratories, 
Murray Hill, NJ (1986). 
